
JVC


SERVICE MANUAL

AUDIO/VIDEO CONTROL RECEIVER

RX-7012VSL













Because the A version of this model has no AV COMPU LINK function, the AV COMPU LINK's logo mark is not attached on the A version model.

Contents

Safety precautions	1-2
Disassembly method	1-3
Adjustment method	1-8
Description of major ICs	1-9~21


Safety Precautions

- 1. This design of this product contains special hardware and many circuits and components specially for safety purposes. For continued protection, no changes should be made to the original design unless authorized in writing by the manufacturer. Replacement parts must be identical to those used in the original circuits. Services should be performed by qualified personnel only.
- Alterations of the design or circuitry of the product should not be made. Any design alterations of the product should not be made. Any design alterations or additions will void the manufacturer's warranty and will further relieve the manufacture of responsibility for personal injury or property damage resulting therefrom.
- 3. Many electrical and mechanical parts in the products have special safety-related characteristics. These characteristics are often not evident from visual inspection nor can the protection afforded by them necessarily be obtained by using replacement components rated for higher voltage, wattage, etc. Replacement parts which have these special safety characteristics are identified in the Parts List of Service Manual. Electrical components having such features are identified by shading on the schematics and by (1) on the Parts List in the Service Manual. The use of a substitute replacement which does not have the same safety characteristics as the recommended replacement parts shown in the Parts List of Service Manual may create shock, fire, or other hazards.
- 4. The leads in the products are routed and dressed with ties, clamps, tubings, barriers and the like to be separated from live parts, high temperature parts, moving parts and/or sharp edges for the prevention of electric shock and fire hazard. When service is required, the original lead routing and dress should be observed, and it should be confirmed that they have been returned to normal, after re-assembling.
- 5. Leakage current check (Electrical shock hazard testing)
 After re-assembling the product, always perform an isolation check on the exposed metal parts of the product (antenna terminals, knobs, metal cabinet, screw heads, headphone jack, control shafts, etc.) to be sure the product is safe to operate without danger of electrical shock.
 Do not use a line isolation transformer during this check.
 - Plug the AC line cord directly into the AC outlet. Using a "Leakage Current Tester", measure the leakage current from each exposed metal parts of the cabinet, particularly any exposed metal part having a return path to the chassis, to a known good earth ground. Any leakage current must not exceed 0.5mA AC (r.m.s.).
 - Alternate check method

Plug the AC line cord directly into the AC outlet. Use an AC voltmeter having, 1,000 ohms per volt or more sensitivity in the following manner. Connect a 1,500 Ω 10W resistor paralleled by a 0.15 μ F AC-type capacitor between an exposed metal part and a known good earth ground.

Measure the AC voltage across the resistor with the AC voltmeter.

Move the resistor connection to each exposed metal part, particularly any exposed metal part having a return path to the chassis, and measure the AC voltage across the resistor. Now, reverse the plug in the AC outlet and repeat each measurement. Voltage measured any must not exceed 0.75 V AC (r.m.s.). This corresponds to 0.5 mA AC (r.m.s.).



Warning

- 1. This equipment has been designed and manufactured to meet international safety standards.
- 2. It is the legal responsibility of the repairer to ensure that these safety standards are maintained.
- 3. Repairs must be made in accordance with the relevant safety standards.
- 4. It is essential that safety critical components are replaced by approved parts.
- 5. If mains voltage selector is provided, check setting for local voltage.

A CAUTION -

Burrs formed during molding may be left over on some parts of the chassis. Therefore, pay attention to such burrs in the case of preforming repair of this system.

In regard with component parts appearing on the silk-screen printed side (parts side) of the PWB diagrams, the parts that are printed over with black such as the resistor (\longrightarrow), diode (\longrightarrow) and ICP (\bigcirc) or identified by the $^{"}\!\underline{\Lambda}"$ mark nearby are critical for safety.

When replacing them, be sure to use the parts of the same type and rating as specified by the manufacturer. (Except the J&C version)

Disassembly method

■ Removing the top cover (See Fig.1)

- Remove the four screws A attaching the top cover on both sides of the body.
- 2. Remove the three screws **B** on the back of the body.
- 3. Remove the top cover from behind in the direction of the arrow while pulling both sides outward.

■ Removing the front panel assembly (See Fig.2 and 3)

- Prior to performing the following procedure, remove the top cover.
- Disconnect the card wire from connector CN402 on the audio board and CN201 on the power supply board in the front panel assembly.
- 2. Cut off the tie band fixing the harness.
- 3. Remove the three screws **C** attaching the front panel assembly.
- 4. Remove the four screws **D** attaching the front panel assembly on the bottom of the body. Detach the front panel assembly toward the front.

■Removing the voltage selector (See Fig.4)

Prior to performing the following procedure, remove the top cover.

- 1. Remove the power cord stopper from the rear panel by moving it in the direction of the arrow.
- 2. Remove the two screws **E'** attaching the rear panel on the back of the body.

■ Removing the rear panel (See Fig.4)

- Prior to performing the following procedure, remove the top cover.
- 1. Remove the power cord stopper from the rear panel by moving it in the direction of the arrow.
- 2. Remove the twenty eight screws **E** attaching the each boards to the rear panel on the back of the body.
- 3. Remove the four screws **F** attaching the rear panel on the back of the body.




Fig.2





Fig.3



■ Removing each board connected to the rear side of the audio board

(See Fig.5 to 8)

- Prior to performing the following procedure, remove the top cover and the rear panel.
- 1. Cut off the tie band fixing the harness.
- 2. Disconnect the DSP board from connector CN481 on the audio board.
- 3. Disconnect the audio input board, DVD board Video board and the S video board from connector CN421, CN431,CN441 and CN461 on the audio board.
- 4. Disconnect the tuner board from connector CN411 on the audio board.




Fig.5




Fig.6




Fig.8




Fig.7

■ Removing the audio board (See Fig.9)

- · Prior to performing the following procedure, remove the top cover and the rear panel.
- 1. Disconnect the card wire from connector CN402 on the audio board.
- 2. Disconnect the relay board from the audio board and the power supply board. (CN291,CN491)
- 3. Disconnect the harness from connector CN473, CN471, CN472, and CN385.
- 4. Remove the three screws G attaching the audio board assembly.
- 5. Remove the screw H attaching the audio board assembly.





- · Prior to performing the following procedure, remove the top cover, the rear panel and audio board.
- 1. Disconnect the harness from connector CN241 and CN203 on the power supply board respectively.
- 2. Remove the four screws I and the two screws J attaching the main board.



(See Fig.11 to 12)

- 1. Remove the ten screws K and four screws L attaching the heat sink.
- 2. Remove the two screws M attaching the heat sink from the rear side of main board.









Fig.11




■ Removing the voltage select board (See Fig.13)

- Prior to performing the following procedures, remove the top cover and the rear panel.
- 1. Cut off the tie band fixing the harness.
- 2. Unsolder the six harnesses connected to the power transformer.

■Removing the power / fuse board (See Fig.13 to 14)

- Prior to performing the following procedure, remove the top cover and the rear panel.
- Remove the screw O attaching the power / fuse board.
- 2. Unsolder the power cord and other harnesses connected to the power / fuse board.



■ Removing the power transformer (See Fig.14)

- Prior to performing the following procedures, remove the top cover.
- 1. Unsolder the two harnesses connected to the power transformer.
- Disconnect the harness from connector CN251 and unsolder the harnesses connected to FW201 on the power transformer board.
- 3. Remove the four screws N attaching the power transformer.





Fig.14

■ Removing the power supply board (See Fig.15 and 16)

- · Prior to performing the following procedure, remove the top cover and the front panel.
- 1. Remove the one nut attaching the headphone jack of the power supply board on the front side of the body.
- 2. Disconnect the harness connected to connector CN201, CN203, CN241 on the power supply board (If necessary, cut off the band fixing the harness on the side of the base chassis).
- 3. Disconnect the relay board to connector CN291 on the power supply board.
- 4. Remove the three screws P attaching the power supply board and pull out the power supply board from the front bracket backward.
- 5. Unsolder the three harnesses connected to the power supply board.

■Removing the system control board / power switch board (See Fig.17 to 19)

- · Prior to performing the following procedure, remove the top cover and the front panel assembly.
- 1. Pull out the volume knob on the front side of the front panel and remove the nut attaching the system control board.
- 2. Remove the two screws Q attaching the power switch board.
- 3. Disconnect the harness from connector CN714 on the power switch board.
- 4. Remove the six screws R attaching the system control board on the back of the front panel.
- 5. On the back of the front panel, release the eight joints by pushing the joint tabs inward. Remove the operation switch panel toward the front.
- 6. Release the two hook attaching the system control board.






Fig.15




Fig.16




Fig.17




Fig.18

Adjustment method

■ Tuner section

1.Tuner range

FM 87.5MHz~108.0MHz

AM(MW) 522kHz~1629kHz: (A model)

531kHz~1602kHz (9kHz step) : (US,UT model) 530kHz~1600kHz (10kHz step) : (US,UT model)

■ Power amplifier section

Adjustment of idling current

Measurement location TP301(Lch) , TP302(Rch)
Adjustment part VR301(Lch) , VR302(Rch)


Attention

This adjustment does not obtain a correct adjustment value immediately after the amplifier is used (state that an internal temperature has risen).

Please adjust immediately after using the amplifier after turning off the power supply of the amplifier and falling an internal temperature.

- <Adjustment method>
- 1.Set the volume control to minimum during this adjustment.(No signal & No load)
- 2.Set the surround mode OFF.
- 2.Turn VR301 and VR302 fully counterclockwise to warm up before adjustment.

 If the heat sink is already warm from previous use the correct adjustment can not be made.
- 3.For L-ch,connect a DC voltmeter between TP301's B216 and B217 (Lch) And,connect it between TP302's B218 and B219(Rch).
- 4.30 minutes later after power on, adjust VR301 for L-ch, or VR302 for R-ch so that the DC voltmeter value has 1mV~10mV.
- * It is not abnormal though the idling current might not become 0mA even if it is finished to turn variable resistance (VR301,VR302) in the direction of counterclockwise.




Description of major ICs ■ TC9446F-014 (IC631) : Digital signal processor for dolby digital (AC-3) / dts audio decode

Pin No.	Symbol	I/O	Function
1	RST		Reset signal input terminal (L: reset H: Operation usually)
2	MIMD	H	Microcomputer interface mode selection input terminal (L: serial H:IC bus)
3	MICS	H	Microcomputer interface chip select input terminal
4	MILP	l i	Microcomputer interface latch pulse input
5	MIDIO	1/0	Microcomputer interface data I/O terminal
6	MICK	1 1/0	Microcomputer interface clock input terminal
7	MIACK	 	Microcomputer interface clock input terminal Microcomputer interface acknowledge output terminal
8~11	FI0~3	 	Flag input terminal 0~3
12	IRQ	H	Interrupt input terminal
13	VSS	-	Digital ground terminal
14		<u> </u>	Audio interface LR clock input terminal A
15	LRCKA	<u> </u>	Audio interface En clock input terminal A Audio interface bit clock input terminal A
	BCKA		
16~18 19	SD00~2	0	Audio interface data output terminal 0
	SD03	-	Non connect
20	LRCKB	<u> </u>	Audio interface LR clock input terminal B
21	BCKB	<u> </u>	Audio interface bit clock input terminal B
22	SDT0	<u> </u>	Audio interface data input terminal 0
23	SDT1		Audio interface data input terminal 1
24	VDD	<u> </u>	Power supply for digital circuit
25	LRCKOA	0	Audio interface LR clock output terminal A
26	BCKOA	0	Audio interface bit clock output terminal A
27,28	TEST0,1	ı	Test input terminal 0/1 (L:test H:operation usually)
29~31	LRCKOB,BCKOB,TXO	-	Non connect
32,33	TEST2,3	ı	Test input terminal (L:test H:operation usually)
34	RX	I	SPDIF input terminal
35	VSS	-	Ground terminal for digital circuit
36	TSTSUB0		Test sub input terminal 0 (L:test H:operation usually)
37	FCONT	0	VCO Frequency control output terminal
38,39	TSTSUB1,TSTSUB2		Test sub input terminal 1,2 (L:test H:operation usually)
40	PDO	0	Phase error signal output terminal
41	VDDA	-	Power supply for analog circuit
42	PLON		Clock selection input terminal (L: external clock H:VCO clock)
43	AMPI		AMP.input terminal for LPF
44	AMPO	0	AMP.output terminal for LPF
45	CKI	1	External clock input terminal
46	VSSA	-	Ground terminal for analog circuit
47	СКО	0	DIR Clock output terminal
48	LOCK	ō	VCO Lock detection output terminal
49	VSS	-	Ground terminal for digital circuit
50	WR	0	External SRAM writing signal output terminal
51	OE OE	0	External SRAM output enable signal output terminal
52	CE	0	External SRAM chip enable signal output terminal
53	VDD		Power supply terminal for digital circuit
54~61	107~0	1/0	External SRAM data I/O terminal 7~0
62	VSS	","	Ground terminal for digital circuit
63~70	AD0~7	0	External SRAM address output terminal 0~7
71	VDD	-	Power supply terminal for digital circuit
72~80	AD8~16	0	External SRAM address output terminal 8~16
81	VSS	0	Ground terminal for digital circuit
82~89	PO0~7		General purpose output terminal 0~7
90	VDDDL	-	Power supply terminal for DLL
91	LPFO	0	LPF output terminal for DLL
92,93	DLON,DLCKS		Refer to the undermentioned table
94	SCKO	-	Non connect
95	VSSDL	<u>-</u>	Ground terminal for DLL
96	SCKI		External system clock input terminal
97	VSSX	-	Ground terminal for oscillation circuit
98,99	XO,XI	I/O	Oscillation I/O terminal
100	VDDX	-	Power supply terminal for oscillation circuit

DLCKS terminal	DLONterminal	DLL clock setting
L	L	SCKI input (DLL circuit OFF)
L	Н	Four times XI clock
Н	L	Three times XI clock
Н	Н	Six times XI clock

■ AK4527B (IC601) : A/D,D/A Converter

1.Pin layout



2. Pin function (1/2)

1 SDOS I SDTO Source Select Pin (Note 1) "L": Internal ADC output, "H": DAUX input 2 I2C I Control Mode Select Pin "L": 3-wire Serial, "H": I2C Bus 3 SMUTE I Soft Mute Pin (Note 1) When this pin goes to "H", soft mute cycle is initialized. When returning to "L", the output mute releases. 4 BICK I Audio Serial Data Clock Pin 5 LRCK I/O Input Channel Clock Pin 6 SDTI1 I DAC1 Audio Serial Data Input Pin 7 SDTI2 I DAC2 Audio Serial Data Input Pin 8 SDTI3 I DAC3 Audio Serial Data Input Pin 9 SDTO O Audio Serial Data Input Pin 10 DAUX I Sub Audio Serial Data Input Pin 11 DFS I Double Speed Sampling Mode Pin (Note 1) "L": Normal Speed, "H": Double Speed 12 NC - No Connect No internal bonding. 13 DZEF I Zero Input Detect Enable Pin "L": mode 7 (disable) at parallel mode, zero detect mode is selectable by DZFM2-0 bits at serial mode. "H": mode 0 (DZF is AND of all six channels) 14 TVDD - Digital Power Supply Pin, 2.7V~5.5V 15 DVDD - Digital Power Supply Pin, 4.5V~5.5V 16 DVSS - De-emphasis Pin, 0V 17 PDN I Power-Down & Reset Pin When "L", the AK4527B is powered-down and the control registers are reset to default state. If the state of P/S or CADO-1 changes, then the AK4527B must be reset by PDN.	No.	Pin name	I/O	Function	
2 I2C I Control Mode Select Pin "L": 3-wire Serial, "H": I2C Bus 3 SMUTE I Soft Mute Pin (Note 1) When this pin goes to "H", soft mute cycle is initialized. When returning to "L", the output mute releases. 4 BICK I Audio Serial Data Clock Pin 5 LRCK I/O Input Channel Clock Pin 6 SDTI1 I DAC1 Audio Serial Data Input Pin 7 SDTI2 I DAC2 Audio Serial Data Input Pin 8 SDTI3 I DAC3 Audio Serial Data Input Pin 9 SDTO O Audio Serial Data Output Pin 10 DAUX I Sub Audio Serial Data Input Pin 11 DFS I Double Speed Sampling Mode Pin (Note 1) "L": Normal Speed, "H": Double Speed 12 NC - No Connect No internal bonding. 13 DZEF I Zero Input Detect Enable Pin "L": mode 7 (disable) at parallel mode, zero detect mode is selectable by DZFM2-0 bits at serial mode. "H": mode 0 (DZF is AND of all six channels) 14 TVDD - Output Buffer Power supply Pin, 2.7V-5.5V 15 DVDD - Digital Power Supply Pin, 4.5V~5.5V 16 DVSS - De-emphasis Pin, 0V 17 PDN I Power-Down & Reset Pin When "L", the AK4527B must be reset by PDN. 18 TST I Test Pin	1	SDOS	I	SDTO Source Select Pin (Note 1)	
"L": 3-wire Serial, "H": I2C Bus SMUTE I Soft Mute Pin (Note 1) When this pin goes to "H", soft mute cycle is initialized. When returning to "L", the output mute releases. BICK I Audio Serial Data Clock Pin LRCK I/O Input Channel Clock Pin DAC1 Audio Serial Data Input Pin DAC2 Audio Serial Data Input Pin SDTI2 I DAC2 Audio Serial Data Input Pin SDTI3 I DAC3 Audio Serial Data Input Pin SDTO O Audio Serial Data Output Pin DAUX I Sub Audio Serial Data Input Pin DFS I Double Speed Sampling Mode Pin (Note 1) "L": Normal Speed, "H": Double Speed No Connect No internal bonding. DZEF I Zero Input Detect Enable Pin "L": mode 7 (disable) at parallel mode, zero detect mode is selectable by DZFM2-0 bits at serial mode. "H": mode 0 (DZF is AND of all six channels) TVDD - Output Buffer Power supply Pin, 2.7V-5.5V DDUD - Digital Power Supply Pin, 4.5V-5.5V De-emphasis Pin, 0V TST I PDN I Power-Down & Reset Pin When "L", the AK4527B is powered-down and the control registers are reset to default state. If the state of P/S or CAD0-1 changes, then the AK4527B must be reset by PDN.				"L": Internal ADC output, "H": DAUX input	
SMUTE	2	I2C	I	Control Mode Select Pin	
When this pin goes to "H", soft mute cycle is initialized. When returning to "L", the output mute releases. 4 BICK I Audio Serial Data Clock Pin 5 LRCK I/O Input Channel Clock Pin 6 SDTI1 I DAC1 Audio Serial Data Input Pin 7 SDTI2 I DAC2 Audio Serial Data Input Pin 8 SDTI3 I DAC3 Audio Serial Data Input Pin 9 SDTO O Audio Serial Data Input Pin 10 DAUX I Sub Audio Serial Data Input Pin 11 DFS I Double Speed Sampling Mode Pin (Note 1) "L" : Normal Speed, "H" : Double Speed 12 NC - No Connect No internal bonding. 13 DZEF I Zero Input Detect Enable Pin "L" : mode 7 (disable) at parallel mode,				"L" : 3-wire Serial, "H" : I2C Bus	
When returning to "L", the output mute releases. 4 BICK I Audio Serial Data Clock Pin 5 LRCK I/O Input Channel Clock Pin 6 SDTI1 I DAC1 Audio Serial Data Input Pin 7 SDTI2 I DAC2 Audio Serial Data Input Pin 8 SDTI3 I DAC3 Audio Serial Data Input Pin 9 SDTO O Audio Serial Data Input Pin 10 DAUX I Sub Audio Serial Data Input Pin 11 DFS I Double Speed Sampling Mode Pin (Note 1) "L": Normal Speed, "H": Double Speed 12 NC - No Connect No internal bonding. 13 DZEF I Zero Input Detect Enable Pin "L": mode 7 (disable) at parallel mode, zero detect mode is selectable by DZFM2-0 bits at serial mode. "H": mode 0 (DZF is AND of all six channels) 14 TVDD - Output Buffer Power supply Pin, 2.7V~5.5V 15 DVDD - Digital Power Supply Pin, 4.5V~5.5V 16 DVSS - De-emphasis Pin, 0V 17 PDN I Power-Down & Reset Pin When "L", the AK4527B is powered-down and the control registers are reset to default state. If the state of P/S or CAD0-1 changes, then the AK4527B must be reset by PDN.	3	SMUTE	I	Soft Mute Pin (Note 1)	
4 BICK I Audio Serial Data Clock Pin 5 LRCK I/O Input Channel Clock Pin 6 SDT11 I DAC1 Audio Serial Data Input Pin 7 SDT12 I DAC2 Audio Serial Data Input Pin 8 SDT13 I DAC3 Audio Serial Data Input Pin 9 SDTO O Audio Serial Data Input Pin 10 DAUX I Sub Audio Serial Data Input Pin 11 DFS I Double Speed Sampling Mode Pin (Note 1) 12 NC - No Connect No internal bonding. 13 DZEF I Zero Input Detect Enable Pin 14 TVDD - Output Buffer Power supply Pin, 2.7V~5.5V 15 DVDD - Digital Power Supply Pin, 4.5V~5.5V 16 DVSS - De-emphasis Pin, 0V 17 PDN I Power-Down & Reset Pin When "L", the AK4527B is powered-down and the control registers are reset to default state. If the state of P/S or CAD0-1 changes, then the AK4527B must be reset by PDN.				When this pin goes to "H", soft mute cycle is initialized.	
5 LRCK I/O Input Channel Clock Pin 6 SDTI1 I DAC1 Audio Serial Data Input Pin 7 SDTI2 I DAC2 Audio Serial Data Input Pin 8 SDTI3 I DAC3 Audio Serial Data Input Pin 9 SDTO O Audio Serial Data Input Pin 10 DAUX I Sub Audio Serial Data Input Pin 11 DFS I Double Speed Sampling Mode Pin (Note 1) "L": Normal Speed, "H": Double Speed 12 NC - No Connect No internal bonding. 13 DZEF I Zero Input Detect Enable Pin "L": mode 7 (disable) at parallel mode, zero detect mode is selectable by DZFM2-0 bits at serial mode. "H": mode 0 (DZF is AND of all six channels) 14 TVDD - Output Buffer Power supply Pin, 2.7V~5.5V 15 DVDD - Digital Power Supply Pin, 4.5V~5.5V 16 DVSS - De-emphasis Pin, OV 17 PDN I Power-Down & Reset Pin When "L", the AK4527B is powered-down and the control registers are reset to default state. If the state of P/S or CAD0-1 changes, then the AK4527B must be reset by PDN.				When returning to "L", the output mute releases.	
6 SDTI1 I DAC1 Audio Serial Data Input Pin 7 SDTI2 I DAC2 Audio Serial Data Input Pin 8 SDTI3 I DAC3 Audio Serial Data Input Pin 9 SDTO O Audio Serial Data Output Pin 10 DAUX I Sub Audio Serial Data Input Pin 11 DFS I Double Speed Sampling Mode Pin (Note 1) "L" : Normal Speed, "H" : Double Speed 12 NC - No Connect No internal bonding. 13 DZEF I Zero Input Detect Enable Pin "L" : mode 7 (disable) at parallel mode,	4		I	Audio Serial Data Clock Pin	
7 SDTI2 I DAC2 Audio Serial Data Input Pin 8 SDTI3 I DAC3 Audio Serial Data Input Pin 9 SDTO O Audio Serial Data Output Pin 10 DAUX I Sub Audio Serial Data Input Pin 11 DFS I Double Speed Sampling Mode Pin (Note 1)	5		I/O	Input Channel Clock Pin	
8 SDTI3 I DAC3 Audio Serial Data Input Pin 9 SDTO O Audio Serial Data Output Pin 10 DAUX I Sub Audio Serial Data Input Pin 11 DFS I Double Speed Sampling Mode Pin (Note 1)	6	SDTI1	I	DAC1 Audio Serial Data Input Pin	
9 SDTO O Audio Serial Data Output Pin 10 DAUX I Sub Audio Serial Data Input Pin 11 DFS I Double Speed Sampling Mode Pin (Note 1)	7	SDTI2	I	DAC2 Audio Serial Data Input Pin	
10 DAUX I Sub Audio Serial Data Input Pin 11 DFS I Double Speed Sampling Mode Pin (Note 1)	8		I	DAC3 Audio Serial Data Input Pin	
11 DFS I Double Speed Sampling Mode Pin (Note 1)			0	Audio Serial Data Output Pin	
"L": Normal Speed, "H": Double Speed 12 NC - No Connect No internal bonding. 13 DZEF Zero Input Detect Enable Pin "L": mode 7 (disable) at parallel mode, zero detect mode is selectable by DZFM2-0 bits at serial mode. "H": mode 0 (DZF is AND of all six channels) 14 TVDD - Output Buffer Power supply Pin, 2.7V~5.5V 15 DVDD - Digital Power Supply Pin, 4.5V~5.5V 16 DVSS - De-emphasis Pin, 0V 17 PDN Power-Down & Reset Pin When "L", the AK4527B is powered-down and the control registers are reset to default state. If the state of P/S or CAD0-1 changes, then the AK4527B must be reset by PDN. 18 TST Test Pin	10		I	·	
12 NC - No Connect No internal bonding. 13 DZEF I Zero Input Detect Enable Pin "L": mode 7 (disable) at parallel mode, zero detect mode is selectable by DZFM2-0 bits at serial mode. "H": mode 0 (DZF is AND of all six channels) 14 TVDD - Output Buffer Power supply Pin, 2.7V~5.5V 15 DVDD - Digital Power Supply Pin, 4.5V~5.5V 16 DVSS - De-emphasis Pin, 0V 17 PDN I Power-Down & Reset Pin When "L", the AK4527B is powered-down and the control registers are reset to default state. If the state of P/S or CAD0-1 changes, then the AK4527B must be reset by PDN. 18 TST I Test Pin	11	DFS	I	Double Speed Sampling Mode Pin (Note 1)	
No internal bonding. I Zero Input Detect Enable Pin "L" : mode 7 (disable) at parallel mode,					
13 DZEF I Zero Input Detect Enable Pin "L": mode 7 (disable) at parallel mode,	12	NC	-		
"L": mode 7 (disable) at parallel mode, zero detect mode is selectable by DZFM2-0 bits at serial mode. "H": mode 0 (DZF is AND of all six channels) 14 TVDD - Output Buffer Power supply Pin, 2.7V~5.5V 15 DVDD - Digital Power Supply Pin, 4.5V~5.5V 16 DVSS - De-emphasis Pin, 0V 17 PDN I Power-Down & Reset Pin When "L", the AK4527B is powered-down and the control registers are reset to default state. If the state of P/S or CAD0-1 changes, then the AK4527B must be reset by PDN. 18 TST I Test Pin				ů .	
zero detect mode is selectable by DZFM2-0 bits at serial mode. "H": mode 0 (DZF is AND of all six channels) 14 TVDD - Output Buffer Power supply Pin, 2.7V~5.5V 15 DVDD - Digital Power Supply Pin, 4.5V~5.5V 16 DVSS - De-emphasis Pin, 0V 17 PDN I Power-Down & Reset Pin When "L", the AK4527B is powered-down and the control registers are reset to default state. If the state of P/S or CAD0-1 changes, then the AK4527B must be reset by PDN. 18 TST I Test Pin	13	DZEF	I	'	
"H": mode 0 (DZF is AND of all six channels) 14 TVDD - Output Buffer Power supply Pin, 2.7V~5.5V 15 DVDD - Digital Power Supply Pin, 4.5V~5.5V 16 DVSS - De-emphasis Pin, 0V 17 PDN I Power-Down & Reset Pin When "L", the AK4527B is powered-down and the control registers are reset to default state. If the state of P/S or CAD0-1 changes, then the AK4527B must be reset by PDN. 18 TST I Test Pin				"L" : mode 7 (disable) at parallel mode,	
14 TVDD - Output Buffer Power supply Pin, 2.7V~5.5V 15 DVDD - Digital Power Supply Pin, 4.5V~5.5V 16 DVSS - De-emphasis Pin, 0V 17 PDN I Power-Down & Reset Pin When "L", the AK4527B is powered-down and the control registers are reset to default state. If the state of P/S or CAD0-1 changes, then the AK4527B must be reset by PDN. 18 TST I Test Pin				zero detect mode is selectable by DZFM2-0 bits at serial mode.	
15 DVDD - Digital Power Supply Pin, 4.5V~5.5V 16 DVSS - De-emphasis Pin, 0V 17 PDN I Power-Down & Reset Pin When "L", the AK4527B is powered-down and the control registers are reset to default state. If the state of P/S or CAD0-1 changes, then the AK4527B must be reset by PDN. 18 TST I Test Pin				·	
16 DVSS - De-emphasis Pin, 0V 17 PDN I Power-Down & Reset Pin When "L", the AK4527B is powered-down and the control registers are reset to default state. If the state of P/S or CAD0-1 changes, then the AK4527B must be reset by PDN. 18 TST I Test Pin			ı		
17 PDN I Power-Down & Reset Pin When "L", the AK4527B is powered-down and the control registers are reset to default state. If the state of P/S or CAD0-1 changes, then the AK4527B must be reset by PDN. 18 TST I Test Pin			-	Digital Power Supply Pin, 4.5V~5.5V	
When "L", the AK4527B is powered-down and the control registers are reset to default state. If the state of P/S or CAD0-1 changes, then the AK4527B must be reset by PDN. 18 TST I Test Pin			-	De-emphasis Pin, 0V	
state. If the state of P/S or CAD0-1 changes, then the AK4527B must be reset by PDN. 18 TST I Test Pin	17	PDN	I	Power-Down & Reset Pin	
18 TST I Test Pin					
This pin should be connected to DVSS.	18	TST	ı	Test Pin	
				This pin should be connected to DVSS.	


Pin function (2/2)

Pin tu	inction (2/2)		AK4527(1/2)
No.	Pin name	I/O	No Connect Function
19	NC	-	No internal bonding.
			Analog Input Format Select Pin
20	ADIF	I	"H" : Full-differential input, "L" : Single-ended input
			Chip Address 1 Pin
21	CAD1	I	Chip Address 0 Pin
22	CAD0	I	DAC3 Lch Analog Output Pin
23	LOUT3	0	DAC3 Rch Analog Output Pin
24	ROUT3	0	DAC2 Lch Analog Output Pin
25	LOUT2	0	DAC2 Rch Analog Output Pin
26	ROUT2	0	DAC1 Lch Analog Output Pin
27	LOUT1	0	DAC1 Rch Analog Output Pin
28	ROUT1	0	Lch Analog Negative Input Pin
29	LIN-	ı	Lch Analog Positive Input Pin
30	LIN+	I	Rch Analog Negative Input Pin
31	RIN-	ı	Rch Analog Positive Input Pin
32	RIN+	I	Zero Input Detect 2 Pin (Note 2)
33	DZF2	0	When the input data of the group 1 follow total 8192LRCK cycles with "0" input data
			this pin goes to "H".
			Analog Input Overflow Detect Pin (Note 3)
	OVF	0	This pin goes to "H" if the analog input of Lch or Rch is overflows.
			Common Voltage Output Pin,AVDD/2
34	VCOM	0	Large external capacitor around 2.2uF is used to reduce power-supply noise.
			Positive Voltage Reference Input Pin,AVDD
35	VREFH	I	Analog Power Supply Pin,4.5V~5.5V
36	AVDD	-	Analog Ground Pin,0V
37	AVSS	-	Zero Input Detect 1 Pin (Note 2)
38	DZF1	0	When the input data of the group 1 follow total 8192 LRCK cycles with "0" input data,
			this pin goes to "H".
			Master Clock Input Pin
39	MCLK	I	Parallel / Serial Select Pin
40	P/S	I	"L" : Serial control mode, "H" : Parallel control mode
			Audio Data Interface Format 0 Pin in parallel mode
41	DIF0	I	Chip select pin in 3-wire serial control mode
	CSN	I	This pin should be connected to DVDD at I2C bus control mode
			Audio Data Interface Format 1 Pin in parallel mode
42	DIF1	I	Control Data Clock Pin in serial control mode
	SCL/CCLK	I	I2C = "L" : CCLK(3-wire Serial), I2C = "H" : SCL(I2CBus)
			Loopback Mode 0 Pin in parallel control mode
43	LOOP0	I	Enables digital loop-back from ADC to 3 DACs.
			Control Data Input Pin in serial control mode
	SAD/CDTI	I/O	I2C = "L" : CDTI(3-wire Serial), I2C = "H" : SDA(I2CBus)
			Loopback Mode 1 Pin (Note 1)
44	LOOP1	I	Enable all 3 DAC channels to be input from SDTII.

Notes: 1. SDOS, SMUTE, DFS, and LOOP1 pins are ORed with register data if P/S = "L".

- 2. The group 1 and 2 can be selected by DZFM2-0 bit if P/S = "L" and DZFME = "L".
- 3. This pin becomes OVF pin if OVFE bit is set to "1" at serial control mode.
- 4. All input pins should not be left floating.

■MN101C35DHK1 (IC701) : System controller



Pin function (1/2)

Pin No.	Symbol	I/O	Function			
1	TXD/SB00/P00	ı	VOL.JOG IN_1			
2	RXD/SBI0/P01	I	VOL.JOG IN_2			
3	SBT0/P02	I/O	DATA (PLL)			
4	SB01/P03	0	CLK (PLL)			
5	SBI1/P04	0	DE (PLL)			
6	SBT1/P05	I	VIDEO S/C DVD			
7	BUZZER/P06	I	VIDEO S/C VCR			
8	VDD	-	Power supply +5V			
9,10	OSC1,2	I/O	OSC (8MHz)			
11	VSS	-	GND			
12	XI	1	GND			
13	X0	0	OPEN			
14	MMOD	1	GND			
15	VREF-	-	GND			
16	AN0/PA0	I	KEY INPUT 1 (7KEY)			
17	AN1/PA1	I	KEY INPUT 2 (7KEY)			
18	AN2/PA2	I	KEY INPUT 3 (7KEY)			
19	AN3/PA3	I	KEY INPUT 4 (7KEY)			
20	AN4/PA4	I	KEY INPUT 5 (7KEY)			
21	AN5/PA5	I	INH IN			
22	AN5/PA5	I	CHIP SELECT 1			
23	AN5/PA5	I	CHIP SELECT 2			
24	VREF+	-	Power supply +5V			
25	P07	I	VIDEO S/C DBS			
26	RST /P27	I	RESET INPUT			
27	RNOUT/TM0I0/P10	0	RDS CLK OUT (RDS)			
28	TM1I0/P11	Į	DCS INPUT			
29	TM2I0/P12	0	DCS OUTPUT			
30	TM3I0/P13	I	AVLINK VCR IN			
31	TM4I0/P14	0	AVLINK VCR OUT			
32	P15	I/O	RDS DATA (RDS)			
33	IRQ0/P20	I	PROTECTOR IN			
34	SENS/IRQ1/P21		REMOCON INPUT			
35	IRQ2/P22	I	TUNED IN (TUNER)			
36	IRQ3/P23	I	STEREO IN (TUNER)			
37	IRQ4/P24	I	RDS DAVN (RDS)			
38	P25	I	SELF CHECK INPUT			
39	SB02/P30	0	COMMAND (DSP)			
40	SBI2/P31	I .	STATUS (DSP)			


Pin function (2/2)

MN101C35DHK1

			MN101C35DHK1		
Pin No.	Symbol	I/O	Function		
41	SBT2/P32	0	CLK (DSP)		
42	P50	0	READY (DSP)		
43	P51	0	RESET (DSP)		
44	P52	0	RELAY S		
45	P53	0	RELAY C		
46	P54	0	RELAY L/R 1		
47	DGT17/P67	0	RELAY L/R 2		
48	DGT16/P66	0	RELAY HEADPHONE		
49~64	G16~G1	0	FL GRID SIGNAL CONTROL OUT		
65~80	P87∼P90	0	FL SEGMENT SIGNAL CONTROL OUT		
81	SEG24/PC2	0	LED8 SIGNAL CONTROL OUT (FM/AM)		
82	SEG25/PC1	0	LED7 SIGNAL CONTROL OUT (TV/DBS)		
83	SEG26/PC0	0	LED6 SIGNAL CONTROL OUT (TAPE/CDR)		
84	SEG27/PB7	0	LED5 SIGNAL CONTROL OUT (VCR)		
85	SEG28/PB6	0	LED4 SIGNAL CONTROL OUT (CD)		
86	SEG29/PB5	0	LED3 SIGNAL CONTROL OUT (DVD)		
87	SEG30/PB4	0	LED2 SIGNAL CONTROL OUT (PHONO)		
88	SEG31/PB3	0	LED1 SIGNAL CONTROL OUT (DVD MULTI)		
89	SEG32/PB2	0	SOUSE MUTE		
90	SEG33/PB1	0	SUBWOOFER MUTE		
91	SEG34/PB0	0	TUNER MUTE		
92	SEG35/PD7	0	POWER ON (STANDBY)		
93	SEG36/PD6	0	SURROUND		
94	SEG37/PD5	0	DATA (A.SW)		
95	SEG38/PD4	0	CLK (A.SW)		
96	SEG39/PD3	0	STB (A.SW)		
97	SEG40/PD2	0	LATCH (A.SW)		
98	SEG41/PD1	0	DATA (VOL)		
99	SEG42/PD0	0	CLK (VOL)		
100	VPP	0	VPP		

■ M62446FP (IC428) : 6CH Master volume

1.Block Diagram




2.Pin Function

Pin No.	Symbol	I/O	Descriptions	
1	SURROUND	0	SURROUND control terminal	
2	BASS BOOST	0	BASS BOOST control terminal	
3	INPUT-ATT	0	Input attenuator control terminal	
4	MUTING	0	MUTING control terminal	
5	AVDD	-	Analog positive power supply terminal	
6	SWIN	I	SUB Woofer volume signal input terminal	
7	A.GND	-	Analog ground terminal	
8	RR IN	I	R ch volume signal input terminal for rear speaker	
9	RL IN	I	L ch volume signal input terminal for rear speaker	
10	A.GND	-	Analog ground terminal	
11	C IN	1	Center volume signal input terminal	
12	A.GND	-	Analog ground terminal	
13	R IN	[R ch volume signal input terminal	
14	A.GND	-	Analog ground terminal	
15	L IN	1	L ch volume signal input terminal	
16,17	BYPASSR,L	-	Non connect	
18	LTRE	-	Frequency adjustment terminal tone/treble	
19~21	LBASS3~1	-	Frequency adjustment terminal tone/bass	
22	CR2	0	Tone output terminal	
23,24	RBASS2,4	-	Frequency adjustment terminal tone/bass	
25	RTRE	-	Frequency adjustment terminal tone/treble	
26	RBASS1	-	Frequency adjustment terminal tone/bass	
27	CR1	I	L/R volume input terminal	
28	CL2	0	Tone output terminal	
29	CL1	- 1	L/R volume input terminal	
30	AVSS	-	Analog negative power supply terminal	
31	L OUT	0	L ch output	
32	R OUT	0	R ch output	
33	C OUT	0	Center volume signal output terminal	
34	RL OUT	0	L ch volume signal output terminal for rear speaker	
35	RR OUT	0	R ch volume signal output terminal for rear speaker	
36	SW OUT	0	SUB Woofer volume signal output terminal	
37	A.GND	-	Analog ground terminal	
38	D.GND	-	Digital ground terminal	
39	VOL STB	I	Latch input terminal	
40	VOL DATA	I	Volume data input terminal	
41	VOL CLK	ı	Clock input terminal for data transfer	
42	DVDD	-	Digital power supply terminal	

■ LA1838 (IC102) : FM AM IF amp&detector, FM MPX decoder


1. Block Diagram




2. Pin Function

Pin No.	Symbol	I/O	Function		Symbol	I/O	Function
1	FM IN	-	This is an input terminal of FM IF signal.	16	L OUT	0	Left channel signal output.
2	AM MIX	0	This is an out put terminal for AM mixer.	17	R OUT	0	Right channel signal output.
3	FM IF	ı	Bypass of FM IF	18	L IN	Ι	Input terminal of the left channel post AMP.
4	AM IF	I	Input of AM IF Signal.	19	R IN	Ι	Input terminal of the right channel post AMP.
5	GND	ı	This is the device ground terminal.	20	RO	0	Mpx Right channel signal output.
6	TUNED	0	When the set is tuning, this terminal becomes "L".	21	LO	0	Mpx Left channel signal output.
7	STEREO	0	Stereo indicator output. Stereo "L", Mono: "H"	22	IF IN	Ι	Mpx input terminal
8	VCC		This is the power supply terminal.	23	FM OUT	0	FM detection output.
9	FM DET	-	FM detect transformer.	24	AM DET	0	AM detection output.
10	AM SD	1	This is a terminal of AM ceramic filter.	25	AM AGC	I	This is an AGC voltage input terminal for AM
11	FM VSM	0	Adjust FM SD sensitivity.	26	AFC	_	This is an output terminal of voltage for FM-AFC.
12	AM VSM	0	Adjust AM SD sensitivity.	27	AM RF	_	AM RF signal input.
13	MUTE	I/O	When the signal of IF REQ of IC121(LC72131) appear, the signal of FM/AM IF output. //Muting control input.	28	REG	0	Register value between pin 26 and pin28 desides the frequency width of the input signal.
14	FM/AM	Ι	Change over the FM/AM input. "H":FM, "L": AM	29	AM OSC	-	This is a terminal of AM Local oscillation circuit.
15	MONO/ST	0	Stereo : "H", Mono: "L"	30	OSC BUFFER	0	AM Local oscillation Signal output.

■ LC72136N (IC121) : PLL frequency synthesizer




2. Block diagram



3. Pin function

Pin No.	Symbol	I/O	Function	Pin No.	Symbol	I/O	Function
1	XT	ı	X'tal oscillator connect (75kHz)	12	IFIN	I	IF counter signal input
2	FM/AM	0	LOW:FM mode	13	IFCONT	0	IF signal output
3	CE	I	When data output/input for 4pin(input) and 6pin(output): H	14		-	Not use
4	DI	I	Input for receive the serial data from controller	15	AMIN	I	AM Local OSC signal output
5	CLOCK	ı	Sync signal input use	16	FMIN	I	FM Local OSC signal input
6	DO	0	Data output for Controller	17	VCC	-	Power suplly(VDD=4.5-5.5V)
			Output port				When power ON:Reset circuit move
7	FM/ST/VCO	0	"Low": MW mode	18	PD	0	PLL charge pump output(H: Local OSC frequency Height than Reference frequency. L: Low Agreement: Height impedance)
8	ĀM/FM	0	Open state after the power on reset	19	LPFIN	I	Input for active lowpassfilter of PLL
9	LW	I/O	Input/output port	20	LPFOUT	0	Output for active lowpassfilter of PLL
10	MW	I/O	Input/output port	21	GND	-	Connected to GND
11	SDIN	I/O	Data input/output	22	XT	I	X'tal oscillator(75KHz)


■ UPD784215AGC103 (IC671) : Unit CPU 1.Pin layout




2.Pin function

Pin No.	Symbol	I/O	Function
1~8		-	Non connect
9	VDD	-	Power supply terminal
10	X2	0	Connecting the crystal oscillator for system main clock
11	X1		Connecting the crystal oscillator for system main clock
12	VSS	-	Connect to GND
13	XT2	0	Connecting the crystal oscillator for system sub clock
14	XT1		Connecting the crystal oscillator for system sub clock
15	RESET	i i	System reset signal input
16	AUTODATA		Output of DSP to general-purpose port
17	LOCK		Output of DSP to general-purpose port
18	DIGITAL0	1	Output of DSP to general-purpose port
19	FORMAT	ı	Output of DSP to general-purpose port
20	CHANNEL	ı	Output of DSP to general-purpose port
21	ERR	ı	Output of DSP to general-purpose port
22	RSTDET	-	Reset signal input
23	AVDD	-	Power supply terminal
24	AVREF0	-	Connect to GND
25~32		-	Connect to GND
33	AVSS	-	Connect to GND
34,35		-	Non connect
36	AV REF1	-	Power supply terminal
37.38	RX,TX	-	Not use
39	15,171	-	Non connect
40	DSPCOM		Communication port from IC701
41	DSPSTS	Ö	Status communication port to IC701
42	DSPCLK	i	Clock input from IC701
43	DSPRDY	ti	Ready signal input from IC701
44	5011151	-	Non connect
45,46	MIDIO_IN/OUT	I/O	Interface I/O terminal with microcomputer
47	MICK	0	Interface I/O terminal with microcomputer of clock signal
48	MICS	Ō	Interface I/O terminal with microcomputer of chip select
49	MILP	Ö	Interface I/O terminal with microcomputer
50	MIACK	ō	Interface I/O terminal with microcomputer
51,52		-	Non connect
53	DSPRST	0	Reset signal output of DSP
54~63	2011101	-	Non connect
64,65	CDTI/CDTO	I/O	Interface I/O terminal with microcomputer
66	CCLK	0	Interface I/O terminal with microcomputer of clock signal
67	CS	ō	Interface I/O terminal with microcomputer of chip select
68	XTS	Ö	OSC Select
69,70	7.70	-	Non connect
71	PD	0	Reset signal output
72	GND		Connect to GND
73~80	5.15	-	Non connect
81	VDD	-	Power supply
82	3D-ON	-	Non connect
83	3D-ON	0	Switch at output destination of surround channel
84	ANA/T-TONE	Ö	Test tone control
85	REF-MIX	Ö	Control at output destination of LFE channel
86	17117	-	Non connect
87	D.MUTE	0	Mute of the digital out terminal is controlled
88	S.MUTE	0	Mute of the audio signal is controlled
89	5512	-	Non connect
90~93	ASW1~4	0	Selection of digital input selector
94	TEST	<u> </u>	Test terminal
95~100	1201	_	Non connect
00 100		1	


■ AS7C31025-15 (IC641) : CMOS SRAM



■ PQ3DZ53 (IC681) : Regulator IC




■ RN5RZ33BA (IC683) : Voltage regulator




■ BA15218F (IC403,IC427,IC609,IC610,IC650,IC651,IC661,IC690,IC691): Op amp

1. Pin layout & Block diagram




■ BU4066BCF (IC611) : Switch

1.Terminal Layout









■ TC7SET32FU (IC672): 2 input or gate


1. Pin layout & Block diagram





■ NJM4580D-D (IC401) : Dual op amp

1. Pin layout & Block diagram




■ TC9164AN (IC402): Analog switch


1.Function

Switch to On/Off of S1 to S8 by control of LSI.

2.Terminal Lay out & Block Diagram



■ NJM2246D (IC501,IC551,IC552) : Video switch



Control input - output signal

CTL 1	CTL 2	Output
L	L	VIN 1
Н	L	VIN 2
L/H	Н	VIN 3



PERSONAL & MOBILE NETWORK BUSINESS UNIT. 10-1,1chome,Ohwatari-machi,Maebashi-city,371-8543,Japan

(No.21005) 200107(V)